Low Complexity, Low Power VLSI Architectures for Image CODECs
نویسندگان
چکیده
منابع مشابه
Low-Cost Intra Frame Coding Hardware using Wavelets
This paper discusses the use of a discrete wavelet transform for video intra frame coding in (mobile) video telephones. Present state-ofthe-art wavelet codecs yield high-quality still pictures. However, these codecs are generally quite complex [1][2][3], whereas our work is influenced by the need for a low-complexity and low-cost hardware solution. In the context of hardware implementation and ...
متن کاملVlsi. Circuit Complexity and Decoding Performance Analysis for Low-power Rsc Turbo-code and Iterative Block Decoders Design *
A VLSI circuit complexity analysis for low-power decoder designs is presented. Two low-complexity adaptive decoder architectures incorporating the ~ecursive systematic codes (turbo-codes) and the block-codes are considered in this paper. The system performance degradation due to the algorithm approximations for realizing the low complexity decoders is also investigated. The decoders are impleme...
متن کاملAlgorithm - Based Low - Power Transform Coding Architectures - Part II :
In the companion paper, we addressed the low-power DCT/IDCT VLSI architectures of linear complexity increase based on the multirate approach. In this paper, we will discuss other aspects of the low-power design. Firstly, we consider the design of low-power architectures that can lower the power consumption at only O(log M) increase in hardware complexity. Next, we will extend the low-power DCT ...
متن کاملA Novel Multiply-Accumulator Unit Bus Encoding Architecture for Image Processing Applications
In the CMOS circuit power dissipation is a major concern for VLSI functional units. With shrinking feature size, increased frequency and power dissipation on the data bus have become the most important factor compared to other parts of the functional units. One of the most important functional units in any processor is the Multiply-Accumulator unit (MAC). The current work focuses on the develop...
متن کاملBinDCT and Its Efficient VLSI Architectures for Real-Time Embedded Applications
In this article, we present the BinDCT algorithm, a fast approximation of the Discrete Cosine Transform, and its efficient VLSI architectures for hardware implementations. The design objective is to meet the real-time constrain in embedded systems. Two VLSI architectures are proposed. The first architecture is targeted for low complexity applications such as videophones, digital cameras, and di...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1997